

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/544,801	04/07/2000	Shenpei Yamazaki	SEL 174	1717	
7	590 02/18/2003				
Cook Alex McFarron Manzo Cummings & Mehler LTD			EXAMI	EXAMINER	
200 West Adar Chicago, IL 6	ns Street Suite 2850 0606	·	ERDEM,	ERDEM, FAZLI	
•			ART UNIT	PAPER NUMBER	
			2826	12	
			DATE MAILED: 02/18/2003	13	

Please find below and/or attached an Office communication concerning this application or proceeding.



			A C		
, .	Application No.	Applicant(s)	10		
Office Action Commons	09/544,801	YAMAZAKI ET AL			
Office Action Summary	Examin r	Art Unit			
	Fazli Erdem	ith the correspondence ad	dross		
The MAILING DATE of this communication app Period for Reply	lears on the cover sheet w	ith the correspondence ad-	uress		
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute  - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	36(a). In no event, however, may a y within the statutory minimum of thin will apply and will expire SIX (6) MOI , cause the application to become A	reply be timely filed ty (30) days will be considered timely NTHS from the mailing date of this co BANDONED (35 U.S.C. § 133).	/. ommunication.		
1) Responsive to communication(s) filed on 26 L	<u>December 2002</u> .				
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ Th	is action is non-final.				
3) Since this application is in condition for allows closed in accordance with the practice under Disposition of Claims			e merits is		
4)⊠ Claim(s) <u>1-27 and 64-79</u> is/are pending in the	application.				
4a) Of the above claim(s) is/are withdraw					
5) Claim(s) is/are allowed.					
6) Claim(s) 1,3,4,6,8,9,10,12,13,15,17,18,19,21,2	22,24,26,27,64-79 is/are r	ejected.			
7) Claim(s) <u>2,5,7, 11,14,16,20,23,25</u> is/are object	ted to.				
8) Claim(s) are subject to restriction and/o	r election requirement.				
Application Papers					
9) The specification is objected to by the Examine					
10) ☐ The drawing(s) filed on is/are: a) ☐ accept					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Ex	aminer.				
Priority under 35 U.S.C. §§ 119 and 120	- majority under 25 II S.C.	\$ 110(a) (d) or (f)			
13) Acknowledgment is made of a claim for foreign	r priority under 35 0.5.C.	9 119(a)-(u) 01 (1).			
a) ☐ All b) ☐ Some * c) ☐ None of:  1. ☐ Certified copies of the priority document	es have been received				
<b>—</b>		Application No.			
<ul><li>2. Certified copies of the priority document</li><li>3. Copies of the certified copies of the priority</li></ul>			Stage		
application from the International Bu * See the attached detailed Office action for a list	reau (PCT Rule 17.2(a)).		olugo		
14) Acknowledgment is made of a claim for domest	ic priority under 35 U.S.C	. § 119(e) (to a provisiona	l application).		
<ul> <li>a)    The translation of the foreign language pro</li> <li>15)    Acknowledgment is made of a claim for domest</li> </ul>					
Attachment(s)					
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449) Paper No(s) _</li> </ol>	5) Notice of	Summary (PTO-413) Paper No f Informal Patent Application (PT			
S. Patent and Trademark Office					

Art Unit: 2826

## **DETAILED ACTION**

## Allowable Subject Matter

1. Claims 2, 5, 7, 11, 14, 16, 20, 23, 25 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 3, 4, 6, 8, and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamanaka et al. (6,504,215) in view of Kobayashi et al. (6,146,930).

Regarding Claims 1,3,4,6,8, and 9, Yamanaka et al. disclose an electro-optical apparatus having a display section and a peripheral driving circuit section where a single crystal silicon is graphoepitaxially grown using a step formed on a substrate as a seed by a catalyst process, and the obtained single crystal silicon layer is used for a dual gate type MOSTFT in an electro-optical apparatus such as a display section of a peripheral driving circuit integration type LCD. A single crystal silicon thin film having high electron/hole mobility is formed into a uniform film at a relatively low temperature which enables the manufacturing of an active matrix substrate incorporated with a high performance driver which can be used in a TFT display. Yamanaka et al. do not show the required gate wiring structure. However, Kobayashi et al. disclose a method of fabricating an active-matrix liquid crystal display where an active-matrix liquid crystal display

Art Unit: 2826

integrally formed with a driver circuit including a pair of substrates disposed in opposing relation to each other and a liquid crystal material sandwiched between the pair of substrates.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required gate wiring structure in Yamanaka et al. as taught by

Kobayashi et al. in order to have an LCD device with higher performance.

Furthermore, Kobayashi et al. disclose the required gate wiring structure.

3. Claims 10, 12, 13, 15, 17, 18, 19, 21, 22, 24, 26, 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamanaka et al. (6,504,215) in view of Kobayashi et al. (5,767,930).

Regarding Claims 10, 12, 13, 15, 17, 18, 19, 21, 22, 24, 26, 27 Yamanaka et al. disclose an electro-optical apparatus having a display section and a peripheral driving circuit section where a single crystal silicon is graphoepitaxially grown using a step formed on a substrate as a seed by a catalyst process, and the obtained single crystal silicon layer is used for a dual gate type MOSTFT in an electro-optical apparatus such as a display section of a peripheral driving circuit integration type LCD. A single crystal silicon thin film having high electron/hole mobility is formed into a uniform film at a relatively low temperature which enables the manufacturing of an active matrix substrate incorporated with a high performance driver which can be used in a TFT display. Yamanaka et al. do not show the required gate wiring structure. However, Kobayashi et al. disclose an active-matrix liquid crystal display and fabrication method thereof where an active-matrix liquid crystal display integrally formed with a driver circuit including a pair of substrates disposed in opposing relation to each other and a liquid

Art Unit: 2826

crystal material sandwiched between the pair of substrates. Furthermore, Kobayashi et al. disclose the required gate wiring structure.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required gate wiring structure in Yamanaka et al. as taught by Kobayashi et al. in order to have an LCD device with higher performance.

4. Claims 64, 66, 67, 68, 70, 71, 72, 74, 75, 76, 78, 79 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seo (6,323,068) in view of Kobayashi et al. (5,767,930).

Regarding Claims 64, 66, 67, 68, 70, 71, 72, 74, 75, 76, 78, 79, Seo discloses a liquid crystal display device integrated with driving circuit and method for fabricating the same where a method is provided for fabricating an LCD device integrated with a driver circuit on a substrate. A surface of the substrate is divided into a p-channel region, an n-channel region, and a pixel region. The method includes the steps of forming a gate electrode on each of the p-channel and n-channel, and pixel regions of the substrate, forming a gate insulating layer on the entire surface of the substrate including the gate electrodes, forming a first transparent electrode layer over the gate insulating layer, forming a conductive layer over the first transparent electrode layer, forming a second transparent electrode layer over the conductive layer, removing portions of the first transparent electrode layer, the conductive layer and the second transparent electrode layer for form source/drain electrodes adjacent the gate electrodes in each of the p-channel, n-channel, and pixel regions of the substrate, doping first impurities into the second transparent electrode layer in the p-channel region, doping second impurities into the second transparent electrode layer in the n-channel region and in the pixel region, forming a semiconductor layer over the

Art Unit: 2826

entire surface of the substrate, annealing the semiconductor layer, forming a passivation layer over the entire surface of the substrate and removing portions of the passivation layer, the second transparent electrode, and the conductive layer in the pixel region to expose a portion of the first transparent electrode layer. See does not disclose the required gate wiring structure. However, Kobayashi et al. disclose an active matrix liquid crystal display and fabrication method where the gate wiring structure is shown.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required gate wiring structure in Seo as taught by Kobayashi et al. in order to have an LCD device with higher performance.

5. Claims 65, 69 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seo (6,323,068) in view of Kobayashi et al. (5,767,930) further in view of Iwanaga et al. (6,150,692).

Regarding Claims 65 and 69, Seo and Kobayashi combination disclose all the claimed subject matter except they fail to show the required conductive structure. However, Iwanaga et al. disclose a thin film semiconductor device for active matrix panel where the required conductive structure is shown.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required conductive structure in Seo and Kobayashi et al. combination as taught by Iwanaga et al. in order to have an LCD device with higher performance.

Art Unit: 2826

6. Claims 73 and 77 are rejected under 35 U.S.C. 103(a) as being unpatentable over Seo

(6.323,068) in view of Kobayashi et al. (5,767,930) further in view of Sasano et al. (5,671,027)

Regarding Claims 73 and 77, Seo and Kobayashi combination disclose all the claimed

Page 6

subject matter except they fail to show the required conductive structure. However, Sasano et al.

disclose a thin film semiconductor device for active matrix panel where the required conductive

structure is shown.

It would have been obvious to one of having ordinary skill in the art at the time the

invention was made to include the required conductive structure in Seo and Kobayashi et al.

combination as taught by Sasano et al. in order to have an LCD device with higher performance.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fazli Erdem whose telephone number is (703) 305-3868. The

examiner can normally be reached on M - F 8:00 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nathan Flynn can be reached on (703) 308-6601. The fax phone numbers for the

organization where this application or proceeding is assigned are (703) 308-7722 for regular

communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 308-0956.

FE

February 10, 2003

NATHAN/J. FLYNN

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2800